Haskell to VHDL/Verilog/SystemVerilog compiler
-
Updated
Oct 15, 2025 - Haskell
#
hardware-description-language
Verilog is a widely-used hardware description language (HDL) that enables designers to model, simulate, and synthesize digital circuits. It provides a text-based format for specifying the structure and behavior of electronic systems, making it easier to design complex hardware components such as microprocessors, memory, and communication devices.
Here are 157 public repositories matching this topic...
Hardware Description Languages
-
Updated
Jul 14, 2025
A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler feature.
python c fpga hls hardware vhdl pipelines open-source-hardware high-level-synthesis hardware-description-language fpga-accelerators fpga-acceleration fpga-programming hardware-description
-
Updated
Oct 14, 2025 - VHDL
一篇全面的 Bluespec SystemVerilog (BSV) 中文教程，介绍了BSV的调度、FIFO数据流、多态等高级特性，展示了BSV相比于传统Verilog开发的优势。
-
Updated
Sep 15, 2023 - Bluespec
Implementation of a Tensor Processing Unit for embedded systems and the IoT.
linux iot fpga zynq tensorflow assembly vhdl embedded-systems internet-of-things hardware-architectures verilog xilinx vivado tensor hardware-designs hardware-acceleration fpga-accelerator hardware-description-language ip-core tpu
-
Updated
Jan 5, 2019 - VHDL
SystemRDL 2.0 language compiler front-end
asic fpga eda csr registers systemrdl register-descriptions systemrdl-compiler hardware-description-language design-automation register-description-language
-
Updated
Sep 24, 2025 - C++
Fearless hardware design
-
Updated
Aug 20, 2025 - Verilog
A core language for rule-based hardware design 🦑
-
Updated
Oct 13, 2025 - Rocq Prover
A Platform for High-Level Parametric Hardware Specification and its Modular Verification
-
Updated
Oct 6, 2025 - Rocq Prover
Control and status register code generator toolchain
asic fpga eda verilog csr command-line-tool systemverilog uvm registers axi amba apb register-descriptions systemrdl-compiler hardware-description-language uvm-register-model
-
Updated
Oct 10, 2025 - Python
ACT hardware description language and core tools.
language eda circuit-simulator cad dataflow chp dataflow-programming prs hdl vlsi hardware-description-language production-rules design-automation asynchronous-circuits vlsi-cad asynchronous-vlsi communicating-hardware-processes
-
Updated
Oct 14, 2025 - C++
A new Hardware Design Language that keeps you in the driver's seat
-
Updated
Oct 16, 2025 - Rust
Using HDL, from Boolean algebra and elementary logic gates to building a Central Processing Unit, a memory system, and a hardware platform, leading up to a 16-bit general-purpose computer. Then, implementing the modern software hierarchy designed to enable the translation and execution of object-based, high-level languages on a bare-bone compute…
cpu compiler virtual-machine assembler operating-system nand2tetris computer-architecture nand machine-language hardware-description-language arithmetic-logic-unit
-
Updated
Oct 2, 2020 - Python
VHDL Guide
awesome fpga hardware vhdl verilog awesome-list hardware-designs vhdl-modules awesome-resources hardware-description-language vhdl-elearning vhdl-examples vhdl-coursework
-
Updated
Jan 3, 2022 - VHDL
A place to keep my synthesizable verilog examples.
simulator asic fpga hardware waveform verilog xilinx synthesis vivado systemverilog gtkwave hdl iverilog hardware-description-language verilog-simulator asic-design synthesize hardware-architecture
-
Updated
Apr 20, 2025 - Verilog
design and verification of asynchronous circuits
compiler vlsi integrated-circuits hardware-description-language cell-layout asynchronous-circuits electronic-design-automation
-
Updated
Oct 4, 2025 - Python
Design and documentation for a very simple 4-bit processor named NibbleBuddy and its assembler.
assembly assembler verilog computer-architecture instruction-set-architecture computer-organization hardware-description-language processor-design single-cycle-processor
-
Updated
Dec 7, 2024 - Verilog
Dadda multiplier(8*8, 16*16, 32*32) in Verilog HDL.
rtl verilog fulladder vlsi multiplier hardware-description-language wallace vlsi-design vlsi-project dadda-tree carry-save-adder fast-multiplication dadda-multiplier tree-multipliers
-
Updated
Jun 6, 2024 - Verilog
🔁 elastic circuit toolchain
-
Updated
Dec 2, 2024 - JavaScript
📚Repositório da Disciplina INE5406 - Sistemas Digitais
design automation fpga vhdl eda circuits electronic rtl sistemas electrical-engineering ufsc digitais digital-systems quartus hardware-description-language ine5406
-
Updated
Jun 21, 2018 - HTML
- Followers
- 491 followers
- Website
- github.com/topics/verilog
- Wikipedia
- Wikipedia