A pipelined implementation of the MIPS processor featuring hazard detection as well as forwarding
-
Updated
May 20, 2022 - Verilog
#
mips-processor
Here are 108 public repositories matching this topic...
5-stage pipelined 32-bit MIPS microprocessor in Verilog
verilog microprocessor computer-architecture microprocessors verilog-hdl mips-architecture mips-processor bits-pilani computer-organization verilog-components verilog-snippets mips-instructions computer-organisation verilog-programs verilog-simulator verilog-project
-
Updated
Apr 3, 2020 - Verilog
It's all coming back into focus!
-
Updated
May 11, 2024 - Java
Linux kernel source tree with the latest features and modifications to unleash the full potential of Ingenic processors.
-
Updated
Mar 27, 2025 - C
A multi-cycle RISC CPU (processor) like MIPS-CPU architecture in VHDL ( a hardware-side implementation )
processor-architecture cpu vhdl isa cpu-model instruction-set-architecture mips-processor vhdl-modules risc-processor vhdl-code cpu-architecture multi-cycle processor-design
-
Updated
Jun 19, 2021 - VHDL
Some of my assembly code (examples, iterative and recursive algorithms) from Computer's Architecture course in Sapienza University, CS Bachelor's Degree 💾
cpu algorithms storage mips processor assembly asm assembler parallelism mips-assembly assembly-language assembly-language-programming mips-architecture mips-processor assembly-x86 assemblyscript recursive-algorithms asm-mars computer-hardware
-
Updated
Nov 10, 2024 - Assembly
🔮 A 16-bit MIPS Processor Implementation in Verilog HDL
-
Updated
Aug 30, 2020 - Verilog
A 5-stage pipelined mips32 processor
-
Updated
May 9, 2017 - Verilog
A MIPS processor with Cache and Advanced Branch Predictor written in SystemVerilog
-
Updated
Dec 26, 2020 - SystemVerilog
《计算机组成原理》课程设计，基于 MIPS 的流水线 CPU 系统设计。
cpu fpga pipeline mips architecture verilog course-project computer-architecture mips-architecture mips-processor homework-project
-
Updated
Aug 27, 2025 - Verilog
A low power, high performance 32-bit, 5-cycle MIPS core that implements a subset of instructions.
-
Updated
Jun 21, 2021 - Verilog
🔮 A 32-bit MIPS Processor Implementation in Verilog HDL
-
Updated
May 18, 2022 - Verilog
A complete classic 5-stage pipeline MIPS 32-bit processor, including a 2-bit branch predictor, a branch prediction buffer and a direct-mapped cache.
-
Updated
Sep 3, 2019 - Verilog
Modification of the MARS program originally written by Kenneth Vollmar and Pete Sanderson at Missouri State University.
java mips mips-assembly mips-assembler mips32cpu mips-language mips-architecture mips-processor mips32 mips-instructions mips-simulator
-
Updated
Feb 10, 2023 - HTML
A pipelined MIPS processor implemented in Verilog, featuring hazard detection and forwarding.
-
Updated
Sep 13, 2025 - Verilog
MIPS simulator written in Go
-
Updated
Aug 10, 2021 - Go
Solution for the assignment in Digital Design and Computer Architecture course including test benches running faster than official nightly tests.
-
Updated
May 19, 2022 - VHDL
An ELF parser, which calculates stack usage for embedded mips microcontroller, especially for Microchip's XC32 compiler
statistics stack static-code-analysis mips static-analysis stackoverflow static analyzer mips-assembly stack-overflow static-analyzer microchip mips32cpu mips-architecture xc32 mips-processor mips32 mips-instructions microchip-pic microchippic32
-
Updated
Mar 30, 2022 - C
the tiniest MIPS R4300i assembler and disassembler
-
Updated
Aug 5, 2021 - C
Improve this page
Add a description, image, and links to the mips-processor topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the mips-processor topic, visit your repo's landing page and select "manage topics."