Skip to content

Navigation Menu

Sign in
Appearance settings

Search code, repositories, users, issues, pull requests...

Provide feedback

We read every piece of feedback, and take your input very seriously.

Saved searches

Use saved searches to filter your results more quickly

Appearance settings
#

single-port

Here are 6 public repositories matching this topic...

This project implements a single-port RAM using Verilog. The design simulates a memory module with a single read/write port, supporting basic memory operations like data storage and retrieval. It includes testbenches for functional verification and timing analysis to ensure reliable operation.

  • Updated Aug 24, 2024
  • Verilog

Improve this page

Add a description, image, and links to the single-port topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the single-port topic, visit your repo's landing page and select "manage topics."

Learn more

Morty Proxy This is a proxified and sanitized view of the page, visit original site.