#

carry-select-adder

Here are 10 public repositories matching this topic...

hoangsonww / Digital-Design-Labs

🖥️ A collection of SystemVerilog modules and Assembly programs. This repo includes examples of decoders, encoders, binary adders, and interactive games such as Guessing Game implemented in hardware description and assembly languages, illustrating practical applications in digital systems and microprocessor interfacing.

counter microcontroller encoder assembly decoder verilog finite-state-machine systemverilog guessing-game alu pic16f84a system-design arithmetic-logic-unit carry-look-ahead-adder microcontroller-programming carry-select-adder 3to8decoder

Updated Jun 23, 2025
Assembly

DoniaGameel / Verilog-adders-with-synthesis-using-Oasys

explore different implementations of adders and study their characteristics.

carry-look-ahead-adder floating-point-adder oasys ripple-carry-adder carry-save-adder carry-select-adder carry-skip-adder carry-increment-adder carry-bypass-adder

Updated May 23, 2024
Verilog

Vedant-02 / Verilog-HDL-Lab-Experiments

Verilog, standardized as IEEE 1364, is a hardware description language used to model electronic systems. This repository consists of Verilog HDL lab experiments conducted in course EEL2020 Digitial Design at IIT Jodhpur

Updated Oct 23, 2022
Verilog

mostafa-elgendy22 / Adder-Subtractor-Circuits

Parametrized Verilog implementation of different architectures of adder / subtractor circuits.

carry-look-ahead-adder ripple-carry-adder carry-select-adder carry-skip-adder

Updated Mar 20, 2025
Verilog

Merinyeldho / Low-Power-and-Area-Efficient-Carry-Select-Adder-CSLA-

Verilog implementation modified carry select adder

verilog csla lowpower carry-select-adder efficent-adder

Updated Sep 25, 2021
Verilog

FloHofstetter / M9-VLSI-Anwendungen

Summary of projects I did in VLSI desing.

vhdl adder cordic cordic-algorithm multiplay carry-save-adder carry-select-adder

Updated Nov 8, 2020
VHDL

jhenals / VHDL-Code---Carry-Select-32bit

Progetto di Elettronica Digitale AA 2022-2023

multiplexer vhdl-code vhdl-coursework full-adder vdhl ripple-carry-adder carry-select-adder ripple-carry

Updated Feb 20, 2023

ZeyadTarekk / Carry-Select-Adder

Carry Select Adder Using verilog

verilog csa logic-design carry-select-adder

Updated May 14, 2021
Verilog

Amirreza81 / Computer-Architecture

Computer Architecture - Practical Solution with Quartus - Sharif University of Technology

computer-architecture divider quartus floating-point-addition carry-look-ahead-adder register-file ripple-carry-adder carry-save-adder carry-select-adder alu-digital-circuit 32bit-divider

Updated Mar 28, 2024
VHDL

gubbriaco / digital-electronics-projects

Progetti di Elettronica Digitale 2021.

fpga pipeline vhdl xilinx vivado adder zedboard adders carry-look-ahead-adder carry-select-adder

Updated Aug 10, 2024
VHDL

Improve this page

Add a description, image, and links to the carry-select-adder topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the carry-select-adder topic, visit your repo's landing page and select "manage topics."