RISC-V CPU Core (RV32IM)
-
Updated
Sep 18, 2021 - Verilog
#
rv32im
Here are 53 public repositories matching this topic...
A self-hosting and educational C optimizing compiler
c linux arm compiler riscv qemu armv7 cross-compiler elf self-hosting risc-v compiler-optimization rv32i rv32im ssa-form
-
Updated
Jul 22, 2026 - C
32-bit Superscalar RISC-V CPU
linux asic cpu fpga verilog xilinx superscalar in-order risc-v branch-prediction coremark rv32i verilator riscv-linux rv32im artix-7 pipelined-processors
-
Updated
Sep 18, 2021 - Verilog
A web-based RISC-V simulator https://riscv-simulator-five.vercel.app
-
Updated
May 1, 2026 - TypeScript
Trivial RISC-V Linux binary bootloader
-
Updated
Apr 3, 2021 - C
A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.
-
Updated
May 10, 2020 - Verilog
This repository contain the implementaton of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on Verilog
vhdl verilog microprocessor vivado hardware-designs computer-architecture gtkwave vlsi pipeline-processor risc-v rv32i verilator rv32im asic-design chip-design 5-stage-pipelined-processor rv32i-processor
-
Updated
Feb 19, 2025 - Verilog
The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pipeline CPU supports the entire RV32IM ISA which contains 45 instructions. The designed pipeline CPU was implemented using behavioral modeling in verilogHDL and icarus Verilog was used compile and simulate. gtkWa…
-
Updated
Oct 31, 2021 - Verilog
A RISC-V RV32IM CPU and SoC built from scratch in SystemVerilog — single-cycle → 5-stage pipeline, caches, AXI4 + DDR, HDMI — running DOOM on a Zybo Z7-20. Spike-verified, Verilator-simulated.
cpu fpga zynq pipeline cache processor doom riscv rtl verilog xilinx hdmi systemverilog computer-architecture soc risc-v soft-core verilator rv32im axi4
-
Updated
Jun 20, 2026 - SystemVerilog
A 6-Stage RISC-V RV32IM Core on FPGA (263.7 CoreMark, 91.0 DMIPS@100MHz)
cpu fpga runtime architecture riscv verilog uart systemverilog hdl microarchitecture branch-prediction coremark rv32i cpu-architecture dhrystone rv32im uart-programming
-
Updated
May 15, 2026 - HTML
A minimalist monolithic OS kernel for the RISC-V 32-bit architecture. An educational project demonstrating core concepts like multitasking, virtual memory, and system calls.
c kernel llvm operating-system qemu virtual-memory multitasking risc-v educational-project rv32im monolithic-kernel
-
Updated
Jan 7, 2026 - C
Improve this page
Add a description, image, and links to the rv32im topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the rv32im topic, visit your repo's landing page and select "manage topics."