- Germany
-
17:48
(UTC +02:00) - Ayeshahanif.com
- https://www.kaggle.com/ayeshahanifmirza
- https://huggingface.co/ayeshahanifmirza
Highlights
- Pro
Popular repositories Loading
-
zero-to-chip-engineer
zero-to-chip-engineer PublicComputer Engineering graduate building chip verification skills from scratch — C++, Digital Logic Design, SystemVerilog, RISC-V | Targeting NCDC/NUST Chip Verification Training & M.Sc. FAU Erlangen…
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.