-
Notifications
You must be signed in to change notification settings - Fork 1
All issues
Issue creation is restricted in this repository
Issues
is:issue state:open
is:issue state:open
Search results
[docs] Document the SPI controller, PLIC and machine timer
documentationImprovements or additions to documentationImprovements or additions to documentationgood first issueGood for newcomersGood for newcomersStatus: Open.#66 In aesc-silicon/elements-nafarr;[software] Add a bare-metal driver for the SPI controller
help wantedExtra attention is neededExtra attention is neededStatus: Open.#65 In aesc-silicon/elements-nafarr;[software] i2c bare-metal driver register offsets are stale
bugSomething isn't workingSomething isn't workinggood first issueGood for newcomersGood for newcomersStatus: Open.#64 In aesc-silicon/elements-nafarr;[hardware] TileLinkCache silently acknowledges writes and is limited to one line
bugSomething isn't workingSomething isn't workingStatus: Open.#63 In aesc-silicon/elements-nafarr;[hardware] LatticeECP5PllController ignores PLL LOCK and hardcodes one clock ratio
bugSomething isn't workingSomething isn't workingStatus: Open.#62 In aesc-silicon/elements-nafarr;- Status: Open.#61 In aesc-silicon/elements-nafarr;
[renode] Add functional models for the remaining IP cores
good first issueGood for newcomersGood for newcomersStatus: Open.#60 In aesc-silicon/elements-nafarr;[test] Add software driver tests for i2c, hyperbus and memc
good first issueGood for newcomersGood for newcomersStatus: Open.#59 In aesc-silicon/elements-nafarr;- Status: Open.#58 In aesc-silicon/elements-nafarr;
[docs] Publish the IP core creation guide
documentationImprovements or additions to documentationImprovements or additions to documentationStatus: Open.#57 In aesc-silicon/elements-nafarr;