New answers tagged system-verilog
1
vote
JK flip flop behavior on startup in Verilog
The issue with your gate-level model is that it only represents an unknown in simulation using a single representation: 1'bx, which is overly pessimistic. The ...
- 9,139
2
votes
JK flip flop behavior on startup in Verilog
Using a gate-level model for sequential logic like a flip-flop is the wrong tool for the job in Verilog. The right tool for the job is a behavioral model.
Your model with the ...
- 10.8k
2
votes
Accepted
Why is the waveform not matching? (2 clock delay in FSM code)
This code in the testbench is full of Verilog simulation race conditions:
...
- 10.8k
Top 50 recent answers are included