Skip to main content

Stack Exchange Network

Stack Exchange network consists of 183 Q&A communities including Stack Overflow, the largest, most trusted online community for developers to learn, share their knowledge, and build their careers.

Visit Stack Exchange
Asked
Viewed 2k times
2
\$\begingroup\$

What is DDR software leveling ?

How it is different from DDR2 and DDR3 ?

Why it is required and important ?

Is there a hardware leveling ?

I have found some explanation here about DDR3 and a general one here but it is not clear for software guys !

There is a seed used for this how this seed is calculated ?

Generally leveling is required to ensure proper timing for read /write operation is that the only purpose??

\$\endgroup\$

1 Answer 1

3
\$\begingroup\$

What is DDR software leveling ?

It is a method to compensate for the signal propagation delays as a result of different trace length at high frequencies.

How it is different from DDR2 and DDR3 ?

It is just a mechanism that is used for (DDR2 and)? DDR3.

Why it is required and important ?

It is intended for fine tuning the DDR interface. For example to be able to use higher frequencies.

There is a seed used for this how this seed is calculated?

The seed values are the actual values that are used to configure the DDR PHY registers in software. In general, the values depend on DDR3 clock frequency and CK and DQS trace lengths. Texas instruments for example provides an Excel spreadsheet for obtaining the seed values.

Generally leveling is required to ensure proper timing for read/write operation is that the only purpose?

As far as I can tell, yes.

\$\endgroup\$
4
  • \$\begingroup\$ thanks for answer. I am already using TI spreadsheet for SW leveling but i am more curious about the CK and DQS ?! why those two lines specially as there are too many connection between the processor and the DDR?! \$\endgroup\$
    Alfeky
    –  Alfeky
    2013-10-23 19:17:00 +00:00
    Commented Oct 23, 2013 at 19:17
  • \$\begingroup\$ @Abdurahman: Minimal timing skew between the clock and DQS signals is probably the most critical timing requirement. But I would have to read up on that in detail as well. \$\endgroup\$
    Rev
    –  Rev
    2013-10-23 20:10:41 +00:00
    Commented Oct 23, 2013 at 20:10
  • 1
    \$\begingroup\$ I will accept the answer for now but updating it with more technical details would be great! thanks \$\endgroup\$
    Alfeky
    –  Alfeky
    2013-10-23 20:16:31 +00:00
    Commented Oct 23, 2013 at 20:16
  • \$\begingroup\$ Is there a hardware leveling ? \$\endgroup\$
    Alfeky
    –  Alfeky
    2013-10-24 11:08:26 +00:00
    Commented Oct 24, 2013 at 11:08

Your Answer

Post as a guest

Required, but never shown

By clicking “Post Your Answer”, you agree to our terms of service and acknowledge you have read our privacy policy.

Start asking to get answers

Find the answer to your question by asking.

Ask question

Explore related questions

See similar questions with these tags.

Morty Proxy This is a proxified and sanitized view of the page, visit original site.