The Wayback Machine - https://web.archive.org/web/20160304181039/http://www.edautils.com/verilog2systemc.html
Baya- SoC Intgration Platform, IP-XACT 1685, Translators and Converters
Introduced Live Support, use chat box in the bottom-right to talk to us
If you have any question concerning bug fixes, new features and  enhancements, please don't hesitate to contact. You will get the best solutions at the earliest.
        This utility has been developed for those who wants to convert an existing verilog design into SystemC. Such translation is required to mdel an existing IPs after re-architecting the same. This has been developed in Java( 1.6.x ) in order to make it platform independent and bundled as an executable JAR file.

Usage:

        source setup_env.('csh' or 'sh' or 'bat' as applicable )

        Alternatively, for Unix
        setenv EDAUTILS_ROOT /usr/user1/DesignPlayer-linux.x86/01MAY2014 ( installation dir )
        set path = ( $EDAUTILS_ROOT/bin $path )

        and for Windows

        set EDAUTILS_ROOT=D:\tmp\DesignPlayer-win32.x86_64\01MAY2014 ( installation dir )
        set PATH="%path%;%EDAUTILS_ROOT%\bin"

        verilog2systemc -in simple_and.v -top simple_and -outdir outputdir
                                           OR
        java com.eu.miscedautils.verilog2sc.verilog2systemc -f vlog_files.list -top mytopmodulename +define+directive1 +incdir+inc1+inc2 -outdir tmpdir

     Use the switch -two_value_logic in case you want to translate the design in the 2 value logic( '0' and '1' ) based SystemC.

     You can provide verilog files in any order even as *.v ( inside the lits file ) and use the -sort switch to sort them internally before processing them.

     It generates a Makefile in the output directory in order to compile the generated files in the right order and to link them to build the executable. 

Get all the options by executing it as 'verilog2systemc -help' 
Send your feedback to help@edautils.com for  further improvement of this tool.

“The collection of tools and utilities fills a real void in EDA. The baya tool is exactly what we had been looking for to assemble large top-level modules in Verilog. The GUI and high-level TCL commands are intuitive, allowing designers to get started immediately and feel right at home. It was straightforward to quickly reproduce a module previously done with a Perl-to-Verilog utility that was hard to use and maintain. The support from Kanai is excellent. He responds quickly and is a pleasure to deal with. Nice work, Kanai!”-Michael Trocino, IC Design Manager, Coherent Logix "thanks for efficient tools which have been successfully used in our internal wireless design flow. Friendly support has been highly appreciated." -Claudine Raibaut,EDA Manager, Texas Instruments "Baya is a mature production quality tool with features and capabilities beyond those of tools provided by large EDA vendors. It's flexibility is a key reason we have chosen it for use in our Cloud-based platform." -David Fritz, CEO, Social Silicon "Kanai produced an excellent tool set, which is very useful for a complex system-on-chip integration flows. We were skeptical in the beginning, but later got really impressed by a high quality and ease of use. Bridgit IPXACT creator helps us to pack register, bus and module interfaces into a IEEE standard *.xml SPIRIT format to ensure high reusability in the future and protect our investments. I high recommend using Kanai’s products for every system-on-chip manufacturer and invest Venture Capital to support further improvement and commercialization." -Boris V. Kuznetsov Processorpreneur, CEO @ SOCC "Hi Kanai, thanks a lot for creating DesignPlayer and the huge java class lib behind. Even I discoverd only the tip of the iceberg, I got already a lot of my project done. I'm sure there is much more. Your strong support makes me confident to explore more details in future." -Rolf Kemper, Manager, Mixed Signal Design, Renesas Electronics Europe "We were very pleased with your response. The VHDL2Verilog translator worked great, even handling the generate statements in the source VHDL. It met our needs exactly. It was very easy to work with you and you delivered the translator super fast. Thanks for the great support!" -Jerry Frenkil, VP of Engineering, NanoWatt Design "EDAUtils is one (if not the only one) of the most comprehensive tools for SoC design and integration and it is available for free. I included EDAUtils in the latest OpenTech Package as featured application among all free open source designs and tools and I believe with a lot of efforts it will grow to be one of the major tools in this domain."- Jamil Khatib, OpenTech Package
Verilog To SystemC Translator
Morty Proxy This is a proxified and sanitized view of the page, visit original site.