Skip to content

Navigation Menu

Sign in
Appearance settings

Search code, repositories, users, issues, pull requests...

Provide feedback

We read every piece of feedback, and take your input very seriously.

Saved searches

Use saved searches to filter your results more quickly

Appearance settings

open-ephys/onix-breakout

Open more actions menu

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

ONIX Breakout Board

This board allows bench access to the IO provided by the ONIX FMC Host Board. It features:

  • 4x coax headstage ports, each with a physical power switch
  • BNC, IDC (ribbon), or direct wire access to 12 analog inputs or outputs
  • IDC (ribbon) or direct wire access to 8 digital outputs and 8 digital inputs (5 volt tolerate)
  • 6x buttons for marking experimental events
  • 41x state-indication LEDs
  • 3x high-speed clock feed throughs
  • Full-speed, USB 2.0 access to the onboard TinyFPGA BX for communication, programming, and customization
  • HARP bus
  • Rugged M6 or 1/4-20 mounting options compliant with 19" racks and optical tables
  • Open-source gateware created using open-source FPGA toolchain: yosys & nextpnr

ONIX Breakout Board revision 1.5

Morty Proxy This is a proxified and sanitized view of the page, visit original site.