Skip to content

Navigation Menu

Sign in
Appearance settings

Search code, repositories, users, issues, pull requests...

Provide feedback

We read every piece of feedback, and take your input very seriously.

Saved searches

Use saved searches to filter your results more quickly

Appearance settings

mfkiwl/register_interface

Open more actions menu
 
 

Repository files navigation

Generic Register Interface

This repository contains a simple register interface definition as well as protocol adapters from APB, AXI-Lite, and AXI to said interface. Furthermore, it allows to generate a uniform register interface.

Read Timing

Read Timing

Write Timing

Write Timing

Register File Generator

We re-use lowrisc's register file generator to generate arbitrary configuration registers from an hjson description. See the the tool's description for further usage details.

We use the bender import tool (>v0.26.0) to get the sources and apply our custom patches on top.

curl --proto '=https' --tlsv1.2 https://pulp-platform.github.io/bender/init -sSf | sh -s -- 0.26.0
./bender import --refetch

to re-vendor.

About

Generic Register Interface (contains various adatpers)

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages

  • SystemVerilog 100.0%
Morty Proxy This is a proxified and sanitized view of the page, visit original site.