Skip to content

Navigation Menu

Sign in
Appearance settings

Search code, repositories, users, issues, pull requests...

Provide feedback

We read every piece of feedback, and take your input very seriously.

Saved searches

Use saved searches to filter your results more quickly

Appearance settings

Commit 52c20a6

Browse filesBrowse files
authored
Fixes APLL/PLL with RTC Frequency (#8025)
log_d() was displaying APLL for any SoC, but S3 and C3 has not such option, causing compilation errors.
1 parent ced66da commit 52c20a6
Copy full SHA for 52c20a6

File tree

Expand file treeCollapse file tree

1 file changed

+4
-0
lines changed
Filter options
Expand file treeCollapse file tree

1 file changed

+4
-0
lines changed

‎cores/esp32/esp32-hal-cpu.c

Copy file name to clipboardExpand all lines: cores/esp32/esp32-hal-cpu.c
+4Lines changed: 4 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -241,7 +241,11 @@ bool setCpuFrequencyMhz(uint32_t cpu_freq_mhz){
241241
if(apb_change_callbacks){
242242
triggerApbChangeCallback(APB_AFTER_CHANGE, capb, apb);
243243
}
244+
#ifdef SOC_CLK_APLL_SUPPORTED
244245
log_d("%s: %u / %u = %u Mhz, APB: %u Hz", (conf.source == RTC_CPU_FREQ_SRC_PLL)?"PLL":((conf.source == RTC_CPU_FREQ_SRC_APLL)?"APLL":((conf.source == RTC_CPU_FREQ_SRC_XTAL)?"XTAL":"8M")), conf.source_freq_mhz, conf.div, conf.freq_mhz, apb);
246+
#else
247+
log_d("%s: %u / %u = %u Mhz, APB: %u Hz", (conf.source == RTC_CPU_FREQ_SRC_PLL)?"PLL":((conf.source == RTC_CPU_FREQ_SRC_XTAL)?"XTAL":"17.5M"), conf.source_freq_mhz, conf.div, conf.freq_mhz, apb);
248+
#endif
245249
return true;
246250
}
247251

0 commit comments

Comments
0 (0)
Morty Proxy This is a proxified and sanitized view of the page, visit original site.