Skip to content

Navigation Menu

Sign in
Appearance settings

Search code, repositories, users, issues, pull requests...

Provide feedback

We read every piece of feedback, and take your input very seriously.

Saved searches

Use saved searches to filter your results more quickly

Appearance settings

Commit 5960cd3

Browse filesBrowse files
radiumrayme-no-dev
authored andcommitted
update coreESP32 boards.txt (espressif#3569)
1 parent 82e208c commit 5960cd3
Copy full SHA for 5960cd3

File tree

1 file changed

+33
-2
lines changed
Filter options

1 file changed

+33
-2
lines changed

‎boards.txt

Copy file name to clipboardExpand all lines: boards.txt
+33-2Lines changed: 33 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -3116,8 +3116,8 @@ CoreESP32.upload.maximum_size=1310720
31163116
CoreESP32.upload.maximum_data_size=327680
31173117
CoreESP32.upload.wait_for_upload_port=true
31183118

3119-
CoreESP32.serial.disableDTR=true
3120-
CoreESP32.serial.disableRTS=true
3119+
CoreESP32.serial.disableDTR=false
3120+
CoreESP32.serial.disableRTS=false
31213121

31223122
CoreESP32.build.mcu=esp32
31233123
CoreESP32.build.core=esp32
@@ -3131,6 +3131,24 @@ CoreESP32.build.boot=dio
31313131
CoreESP32.build.partitions=default
31323132
CoreESP32.build.defines=
31333133

3134+
CoreESP32.menu.PSRAM.disabled=Disabled
3135+
CoreESP32.menu.PSRAM.disabled.build.defines=
3136+
CoreESP32.menu.PSRAM.enabled=Enabled
3137+
CoreESP32.menu.PSRAM.enabled.build.defines=-DBOARD_HAS_PSRAM -mfix-esp32-psram-cache-issue
3138+
3139+
CoreESP32.menu.PartitionScheme.default=Default
3140+
CoreESP32.menu.PartitionScheme.default.build.partitions=default
3141+
CoreESP32.menu.PartitionScheme.minimal=Minimal (2MB FLASH)
3142+
CoreESP32.menu.PartitionScheme.minimal.build.partitions=minimal
3143+
CoreESP32.menu.PartitionScheme.no_ota=No OTA (Large APP)
3144+
CoreESP32.menu.PartitionScheme.no_ota.build.partitions=no_ota
3145+
CoreESP32.menu.PartitionScheme.no_ota.upload.maximum_size=2097152
3146+
CoreESP32.menu.PartitionScheme.min_spiffs=Minimal SPIFFS (Large APPS with OTA)
3147+
CoreESP32.menu.PartitionScheme.min_spiffs.build.partitions=min_spiffs
3148+
CoreESP32.menu.PartitionScheme.min_spiffs.upload.maximum_size=1966080
3149+
CoreESP32.menu.PartitionScheme.fatflash=16M Fat
3150+
CoreESP32.menu.PartitionScheme.fatflash.build.partitions=ffat
3151+
31343152
CoreESP32.menu.FlashFreq.80=80MHz
31353153
CoreESP32.menu.FlashFreq.80.build.flash_freq=80m
31363154
CoreESP32.menu.FlashFreq.40=40MHz
@@ -3151,6 +3169,19 @@ CoreESP32.menu.UploadSpeed.460800.upload.speed=460800
31513169
CoreESP32.menu.UploadSpeed.512000.windows=512000
31523170
CoreESP32.menu.UploadSpeed.512000.upload.speed=512000
31533171

3172+
CoreESP32.menu.DebugLevel.none=None
3173+
CoreESP32.menu.DebugLevel.none.build.code_debug=0
3174+
CoreESP32.menu.DebugLevel.error=Error
3175+
CoreESP32.menu.DebugLevel.error.build.code_debug=1
3176+
CoreESP32.menu.DebugLevel.warn=Warn
3177+
CoreESP32.menu.DebugLevel.warn.build.code_debug=2
3178+
CoreESP32.menu.DebugLevel.info=Info
3179+
CoreESP32.menu.DebugLevel.info.build.code_debug=3
3180+
CoreESP32.menu.DebugLevel.debug=Debug
3181+
CoreESP32.menu.DebugLevel.debug.build.code_debug=4
3182+
CoreESP32.menu.DebugLevel.verbose=Verbose
3183+
CoreESP32.menu.DebugLevel.verbose.build.code_debug=5
3184+
31543185
##############################################################
31553186

31563187

0 commit comments

Comments
0 (0)
Morty Proxy This is a proxified and sanitized view of the page, visit original site.